





# COVER PAGE

01--COVER PAGE  
02--TABLE OF CONTENTS  
03--APOLLO SOC-DDR3L CH0  
04--APOLLO SOC-DDR3L CH1  
05--APOLLO SOC-3 of 12 (PCI  
06--APOLLO SOC-4 of 12 (DIS  
07--APOLLO SOC-5 of 12 (EMM  
08--APOLLO SOC-6 of 12 (PMU  
09--APOLLO SOC-7,8,9 of 12  
10--APOLLO SOC-10,11,12 of  
11--APOLLO SOC-( DECAP)  
12--APOLLO SOC- (BOOT STRAP  
13--MEM\_DDR3L CH0-1,2  
14--MEM\_DDR3L CH0-3,4  
15--MEM\_DDR3L CH1-1,2  
16--MEM\_DDR3L CH1-3,4  
17--MEM\_DDR3L CH0 TERMINATIONS  
18--MEM\_DDR3L CH1 TERMINATIONS  
19--MEM\_DDR3L-DECAPS  
20--SYSTEM\_FLASH&HOLE  
21--EMMC  
22--SD CARD CONN  
23--SENSORS  
24--USB3.0  
25--KeyBoard&TouchPad CONNECTOR

26--HDMI CONTROLLER  
27--WLAN MODULE  
28--EDP  
29--TouchPanel&Sensor  
30--BATTERY CHARGER  
31--POWER DELIVERY 5V AND 3.3V  
32--PMIC1  
33--PMIC2  
34--PMIC3  
35--UB CONNECTOR  
36--EC-1  
37--EC-2 (LED, EC FLASH)  
38--DC IN  
39--POWER BUTTON  
40--SSD  
41--  
42--  
43--  
44--  
45--  
46--  
47--  
48--  
49--  
50--

		Huaqin Telecom Technology Com.,Ltd.	
Page name: COVER PAGE			
Size: A4	Project Name: N8101		REV: V1.0
Date: Wednesday, June 07, 2017	Sheet: 1 of 44		





SOC: DDR3L CH1

BXT\_P\_SOC\_1295

U1B

BJ26

DDR3L\_CH1\_DQA2 15

BJ30

DDR3L\_CH1\_DQA7 15

BH31

DDR3L\_CH1\_DQA3 15

BG31

DDR3L\_CH1\_DQA1 15

BH27

DDR3L\_CH1\_DQA4 15

BG27

DDR3L\_CH1\_DQA0 15

BG26

DDR3L\_CH1\_DQA6 15

BJ30

DDR3L\_CH1\_DQA5 15

BA30

DDR3L\_CH1\_DQA14 15

BB30

DDR3L\_CH1\_DQA12 15

BE30

DDR3L\_CH1\_DQA8 15

BD30

DDR3L\_CH1\_DQA10 15

BE25

DDR3L\_CH1\_DQA15 15

BE27

DDR3L\_CH1\_DQA11 15

BD25

DDR3L\_CH1\_DQA9 15

BD27

DDR3L\_CH1\_DQA13 15

BG24

DDR3L\_CH1\_DQA22 15

BJ20

DDR3L\_CH1\_DQA16 15

BH23

DDR3L\_CH1\_DQA20 15

BJ24

DDR3L\_CH1\_DQA18 15

BG20

DDR3L\_CH1\_DQA17 15

BG21

DDR3L\_CH1\_DQA19 15

BH19

DDR3L\_CH1\_DQA23 15

BG25

DDR3L\_CH1\_DQA21 15

AT27

DDR3L\_CH1\_DQA28 15

AW29

DDR3L\_CH1\_DQA29 15

AR27

DDR3L\_CH1\_DQA27 15

AT23

DDR3L\_CH1\_DQA26 15

AV27

DDR3L\_CH1\_DQA31 15

AR25

DDR3L\_CH1\_DQA30 15

AR23

DDR3L\_CH1\_DQA24 15

AW27

DDR3L\_CH1\_DQA25 15

BF6

DDR3L\_CH1\_DQA34 16

BD10

DDR3L\_CH1\_DQA32 16

BE14

DDR3L\_CH1\_DQA36 16

BB10

DDR3L\_CH1\_DQA35 16

BA14

DDR3L\_CH1\_DQA37 16

BB14

DDR3L\_CH1\_DQA39 16

BD14

DDR3L\_CH1\_DQA33 16

BE8

DDR3L\_CH1\_DQA38 16

AV12

DDR3L\_CH1\_DQA43 16

BD6

DDR3L\_CH1\_DQA44 16

BD5

DDR3L\_CH1\_DQA42 16

BB7

DDR3L\_CH1\_DQA40 16

AV10

DDR3L\_CH1\_DQA45 16

AY9

DDR3L\_CH1\_DQA47 16

AY7

DDR3L\_CH1\_DQA41 16

BF5

DDR3L\_CH1\_DQA46 16

AU2

DDR3L\_CH1\_DQA49 16

AT10

DDR3L\_CH1\_DQA53 16

AT9

DDR3L\_CH1\_DQA52 16

AU1

DDR3L\_CH1\_DQA51 16

AY5

DDR3L\_CH1\_DQA54 16

AV6

DDR3L\_CH1\_DQA48 16

AV7

DDR3L\_CH1\_DQA50 16

AY2

DDR3L\_CH1\_DQA55 16

BD2

DDR3L\_CH1\_DQA62 16

BD1

DDR3L\_CH1\_DQA59 16

BE2

DDR3L\_CH1\_DQA61 16

AW1

DDR3L\_CH1\_DQA63 16

AW2

DDR3L\_CH1\_DQA58 16

AY3

DDR3L\_CH1\_DQA56 16

BG2

DDR3L\_CH1\_DQA60 16

DDR3L\_CH1\_DQA57 16

DDR3L\_CH1\_DQSP0 / LPDDR3\_CH1\_DQSPA0

BG28

DDR3L\_CH1\_DQSN0 / LPDDR3\_CH1\_DQSN0

BH29

DDR3L\_CH1\_DQSP1 / LPDDR3\_CH1\_DQSPA1

BD29

DDR3L\_CH1\_DQSN1 / LPDDR3\_CH1\_DQSN1

BB29

DDR3L\_CH1\_DQSP2 / LPDDR3\_CH1\_DQSPA2

BJ22

DDR3L\_CH1\_DQSN2 / LPDDR3\_CH1\_DQSN2

BG22

DDR3L\_CH1\_DQSP3 / LPDDR3\_CH1\_DQSPA3

AV25

DDR3L\_CH1\_DQSN3 / LPDDR3\_CH1\_DQSN3

AW25

DDR3L\_CH1\_DQSP4 / LPDDR3\_CH1\_DQSPA4

BB12

DDR3L\_CH1\_DQSN4 / LPDDR3\_CH1\_DQSN4

BD12

DDR3L\_CH1\_DQSP5 / LPDDR3\_CH1\_DQSPA5

BB5

DDR3L\_CH1\_DQSN5 / LPDDR3\_CH1\_DQSN5

BB6

DDR3L\_CH1\_DQSP6 / LPDDR3\_CH1\_DQSPA6

AT5

DDR3L\_CH1\_DQSN6 / LPDDR3\_CH1\_DQSN6

AT6

DDR3L\_CH1\_DQSP7 / LPDDR3\_CH1\_DQSPA7

BC2

DDR3L\_CH1\_DQSN7 / LPDDR3\_CH1\_DQSN7

BB1

BG9

DDR3L\_CH1\_MA0 / LPDDR3\_CH1\_CAB7

BG10

DDR3L\_CH1\_MA1 / LPDDR3\_CH1\_CAB9

BH9

DDR3L\_CH1\_MA2 / LPDDR3\_CH1\_CAB5

BD16

DDR3L\_CH1\_MA3 / LPDDR3\_CH1\_NC

BB16

DDR3L\_CH1\_MA4 / LPDDR3\_CH1\_NC

BG11

DDR3L\_CH1\_MA5 / LPDDR3\_CH1\_CAA2

BJ12

DDR3L\_CH1\_MA6 / LPDDR3\_CH1\_CAA0

BG14

DDR3L\_CH1\_MA7 / LPDDR3\_CH1\_CAA3

BG12

DDR3L\_CH1\_MA8 / LPDDR3\_CH1\_CAA1

BH11

DDR3L\_CH1\_MA9 / LPDDR3\_CH1\_CAA4

BG7

DDR3L\_CH1\_MA10 / LPDDR3\_CH1\_CAB6

BH13

DDR3L\_CH1\_MA11 / LPDDR3\_CH1\_CAA6

BG13

DDR3L\_CH1\_MA12 / LPDDR3\_CH1\_CAA5

BH3

DDR3L\_CH1\_MA13 / LPDDR3\_CH1\_CAB0

BG15

DDR3L\_CH1\_MA14 / LPDDR3\_CH1\_CAA8

BG16

DDR3L\_CH1\_MA15 / LPDDR3\_CH1\_CAA9

BH6

DDR3L\_CH1\_BA0 / LPDDR3\_CH1\_CAB2

BG8

DDR3L\_CH1\_BA1 / LPDDR3\_CH1\_CAB8

BH15

DDR3L\_CH1\_BA2 / LPDDR3\_CH1\_CAA7

BJ6

DDR3L\_CH1\_RASN / LPDDR3\_CH1\_CAB3

BH4

DDR3L\_CH1\_CASN / LPDDR3\_CH1\_CAB1

BH7

DDR3L\_CH1\_WEN / LPDDR3\_CH1\_CAB4

AW17

DDR3L\_CH1\_CS1N / LPDDR3\_CH1\_CSB1B

AV17

DDR3L\_CH1\_NC / LPDDR3\_CH1\_CSB0B

BB17

DDR3L\_CH1\_NC / LPDDR3\_CH1\_CSB1A

BD17

DDR3L\_CH1\_CSB0 / LPDDR3\_CH1\_CSB0A

BG18

DDR3L\_CH1\_CKE0 / LPDDR3\_CH1\_CKE0A

BG17

DDR3L\_CH1\_CKE1 / LPDDR3\_CH1\_CKE1A

BH17

DDR3L\_CH1\_NC / LPDDR3\_CH1\_CKE0B

BJ16

DDR3L\_CH1\_NC / LPDDR3\_CH1\_CKE1B

AW16

DDR3L\_CH1\_ODT0 / LPDDR3\_CH1\_ODTA

AV16

DDR3L\_CH1\_ODT1 / LPDDR3\_CH1\_ODTB

AT30

DDR3L\_CH1\_VREFDQ / LPDDR3\_CH1\_VREFDQ

AR29

DDR3L\_CH1\_VREFCA / LPDDR3\_CH1\_VREFCA

BE19

DDR3L\_CH1\_CK0N / LPDDR3\_CH1\_CKN0B

BD19

DDR3L\_CH1\_CKP0 / LPDDR3\_CH1\_CKP0B

BD21

DDR3L\_CH1\_CKN1 / LPDDR3\_CH1\_CKN1A


BB21


DDR3L\_CH1\_CKP1 / LPDDR3\_CH1\_CKP1A

REV = 1



2 OF 12

IC

 HUAQIN 华勤通讯		Huaqin Telecom Technology Com.,Ltd.	
Page name: APOLLO SOC-DDR3L CH1			
Size: A4	Project Name: N8101	REV: V1.0	
Date: Wednesday, June 07, 2017	Sheet: 4	of 44	




R40 change to 200K




U10


BXT\_P\_SOC\_1295




		<b>Huaqin Telecom Technology Co.,Ltd.</b>	
<b>Page name:</b>		<b>APOLLO SOC-4 of 12</b>	
<b>Size:</b> A4	<b>Project Name:</b> N8101	<b>REV:</b> V1.0	
<b>Date:</b> Wednesday, June 07, 2017	<b>Sheet:</b> 6	<b>of</b> 44	





























CAD NOTE: C1142 PLACE CLOSE TO PIN AA44



+V1P8A 5,7,8,11,20,21,22,26,27,28,29,32,35,36,37,40,41



Huaqin Telecom Technology Com.,Ltd.

Page name: APOLLO SOC- (BOOT STRAP


Size: A4


Project Name: N8101


REV: V1.0

Date: Wednesday, June 07, 2017


Sheet: 12 of 44
















DDR3L-RS TERMINATION RESISTORS\_CH0




DDR3L-RS TERMINATION RESISTORS\_CH1





+VDDQ 9,11,13,14,15,16,32,34  
+V\_VDDQ\_VTT 17,18,32






FOUR 0402 IN MID CHANNEL







TWO 0402 ON EACH END CHANNEL




NOTE: PLACE ON TOP - 4 PER DEVICE






NOTE: PLACE ON TOP - 4 PER DEVICE



		Huaqin Telecom Technology Com.,Ltd.	
Page name:		MEM_DDR3L-DECAPS	
Size: A4	Project Name: N8101	REV: V1.0	
Date: Wednesday, June 07, 2017	Sheet: 19	of 44	











- +V3P3A 11,20,21,22,27,28,29,31,35,36,37,39,41
- +V1P8A 5,7,8,11,12,20,21,22,26,27,28,29,32,35,36,37,40,41
- +V3P3A\_SENSOR 29
- +V1P8A\_SENSOR 29
- +V1P8SX 25,41
- +V3P3SX 25,27,29,31,40,41

Super:PVTDelete R1280 R1278 For CD




+V1P8A\_SENSOR


7,29 ISH\_I2C0\_SCL  
7,29 ISH\_I2C0\_SDA




7 ACCEL1\_INT





+V1P8A\_SENSOR




+V1P8A\_SENSOR





+V1P8A\_SENSOR







		Huaqin Telecom Technology Com.,Ltd.	
Page name:		SENSORS	
Size: A4	Project Name: N8101	REV: V1.0	
Date: Wednesday, June 07, 2017	Sheet: 23	of 44	


+V5P0A 26,31,32,33,34,41  
+V5P0A\_USB1  
+V3P3A





NEED TO CHANGE TO RT9742

ESD8  
ESDA6V8UD-10  
DFN10\_0D5\_2D5X1D0




		Huaqin Telecom Technology Com.,Ltd.	
Page name: USB3.0			
Size: A4	Project Name: N8101	REV: V1.0	
Date: Tuesday, June 13, 2017	Sheet: 24		of 44








+V3P3SX 23,25,29,31,40,41  
+V3P3X\_CWS  
+V1P8A 5,7,8,11,12,20,21,22,26,28,29,32,35,36,37,40,41  
+V3P3A 11,20,21,22,28,29,31,35,36,37,39,41



5 PCIE\_WLAN\_TX0\_DN >> PCIE\_WLAN\_TX0\_DN C302 1100nF/16V\_X5R PCIE\_WLAN\_TX\_DN\_C  
5 PCIE\_WLAN\_TX0\_DP >> PCIE\_WLAN\_TX0\_DP C302 1100nF/16V\_X5R PCIE\_WLAN\_TX\_DP\_C  
C0201



THIS DESIGN SUPPORTS STONE PEAK ONLY






Super:EVT Change for CP 20170428












+V1P8SX 23,25,41  
 +V3P3SX\_TP  
 +V1P8A 5,7,8,11,12,20,21,22,26,27,28,32,35,36,37,40,41  
 +V3P3A 11,20,21,22,27,28,31,35,36,37,39,41  
 +V3P3A\_SENSOR 23  
 +V1P8A\_SENSOR 23  
 +V3P3\_CAM\_CONN 28  
 +V3P3SX 23,25,27,31,40,41



G-senor2

Hall-senor




















+VDDQ 9,11,13,14,15,16,19,32  
+V5P0A 24,26,31,32,33,41  
+V1P24A 9,11

+VDDQ VR



		Huaqin Telecom Technology Com.,Ltd.	
Page name:		PMIC3	
Size: A4	Project Name: N8101	REV: V1.0	
Date: Wednesday, June 07, 2017	Sheet: 35		of 44


+V3P3A 11,20,21,22,27,28,29,31,36,37,39,41  
+V1P8A 5,7,8,11,12,20,21,22,26,27,28,29,32,36,37,40,41






- +V3P3SX 23,25,27,29,40,41
- +V3P3A 11,20,21,22,27,28,29,31,35,36,39,41
- +VBATA 28,30,31,32,33,41
- +V1P8A 5,7,8,11,12,20,21,22,26,27,28,29,32,35,36,40,41
- +VPWR\_IN 30,39


J9700  
CON40\_RCPT




CONN  
ns




## Charger LED




 HUAQIN 华勤通讯		Huaqin Telecom Technology Com.,Ltd.	
Page name:		EC_2	
Size: A4	Project Name:	N8101	REV: V1.0
Date:	Wednesday, June 07, 2017		Sheet: 39 of 44










+V3P3SX 23,25,27,29,31,41  
+V1P8A 5,7,8,11,12,20,21,22,26,27,28,29,32,35,36,37,41




CAD NOTE: PLACE THESE AC CAPS CLOSE TO M.2 CONN




+V3P3A\_SSD




Super:PVT ADD R9808 20170428




Q39  
WNM2046-3/TR  
ns

 HUAQIN 华勤通讯		Huaqin Telecom Technology Com.,Ltd.	
Page name:		SSD	
Size: A4	Project Name: N8101	REV: V1.0	
Date: Wednesday, June 07, 2017	Sheet: 43	of 44	



Interface	Part	SOC_I2C		EC_I2C	Address
Accelerometer1	BMA253	ISH_I2C0_SDA ISH_I2C0_SCL	I2C_5		
Accelerometer2	BMA253	ISH_I2C0_SDA ISH_I2C0_SCL	I2C_5		
Touch Screen	TBD	TCH_I2C_SDA TCH_I2C_SCL	I2C_3		
Touch PAD	TBD	TOUCH_PAD_SDA TOUCH_PAD_SCL	I2C_4	TOUCH_PAD_SDA TOUCH_PAD_SCL	
Audio Codec	ALC256	I2C_CLK I2C_DATA	I2C_1		
Battery Charger	BQ24715			SM_BAT_DATA SM_BAT_CLK	

+VBATA\_BKLT\_IN 28  
+VBKL\_BOOST 28



Title		<Title>	
Size	Document Number	Rev	
B	<Doc>	<RevCode>	
Date:	Wednesday, June 07, 2017	Sheet	43 of 44